Build a Python-based tool to parse an execution log and capture interesting insights about the application/test that was run on the RISC-V instance (simulator, RTL, emulator, etc). While the majority of the insights would be ISA related, there is a possibility to capture micro-architectural insights like cache misses, branch mispredictions, instruction latencies, etc.